Literature: 2003-2005

Home
Standards
Literature
Events
Membership
Search

Papers & Articles about 3D ICs: 2003-2005

(Listed in reverse chronological order)

For more recent listings click here

 2005

bullet

3D Integration (seven feature articles; subscription or purchase)
IEEE Design & Test, November-December 2005

bullet

New 3-D Chip Interconnect Technology
Semiconductor International, November 2005

bullet

Real demand drivers appear for 3D ICs if makers can produce them in volume
WaferNews, October 2005

bullet

Aligned Wafer Bonding for 3-D Interconnect
Semiconductor International, August 2005

bullet

3-D Integration at the Wafer Level -- TechSearch International, Autumn 2005

bullet

Business Microscope: 3-D Chip Trends -- InsideChips, July 2005

bullet

Implementing Caches in a 3D Technology for High Performance Processors -- Georgia Institute of Technology, 2005

bullet

Three-Dimensional ICs Solve the Interconnect Paradox -- Semiconductor International, June 2005

bullet

Wafer-Level 3D Hyper-Integration Technology Platform -- RPI, Spring 2005

bullet

Designing for New Dimensions -- Rensselaer Research Quarterly, Spring 2005

bullet

RTI International Holds Conferences on ... 3-D Chips -- RTI news release, May 2005

bullet

Future ICs Go Vertical -- Semiconductor International, February 2005

bullet

Wafer-to-Wafer Bonding Technology Drives the Growth of Vertical Systems Integration -- Chip Scale Review, February 2005

bullet

3D Interconnect Gets Real -- Solid State Technology, January 2005

 2004

bullet

Timing, Energy, and Thermal Performance of Three-Dimensional Integrated Circuits -- MIT, 2004

bullet

RF applications will follow the 3D Interconnect path, once adoption occurs in the digital domain -- RF Design, December 2004

bullet

The ups and downs of three-dimensional circuits -- Silicon Strategies, December 2004

bullet

Three firms to bring MEMs technology to a 3D interconnect challenge -- RF Design, December 2004

bullet

High-rise circuitry lures chip makers -- EE Times, November 2004

bullet

The Lowdown on High-Rise Chips -- Computer, October 2004

bullet

Techniques for Producing 3D ICs with High-Density Interconnect -- Tezzaron presentation at VMIC, September 2004

bullet

Wafer-Level Three-Dimensional Monolithic Integration for Intelligent Wireless Terminals -- Journal of Semiconductor Technology & Science, September 2004

bullet

3D interconnect is a top technical challenge -- ElectronicsWeekly, June 2004

bullet

How 3-D stacks up against SoCs -- EEdesign, May 2004

bullet

3-D ICs address SiP's technical shortfalls -- EETimes, May 2004

bullet

Technology Stalwarts Investigate 3D Interconnects -- Electronic News, April 2004

bullet

3D Interconnect Technology Coming to Light -- Electronic News, April 2004

bullet

3D IC Technology -- UCLA, Spring 2004

bullet

Sematech Pushes 3D Interconnects -- Electronic News, March 2004

bullet

Chips Go Vertical -- IEEE Spectrum, March 2004

bullet

Exploring Potential Benefits of 3D FPGA Integration -- U. of Minnesota, 2004

 2003

bullet

Wafer Bonding Enables New Technologies and Applications -- Semiconductor International, 2003

bullet

3D Integration -- Unaxis Wafer Processing, 2003

bullet

Multi-Dimensional Integration -- Semicon West 2003

bullet

Three-dimensional SoCs perform for future -- EEdesign, 2003

bullet

SoCs are 'dead,' Intel manager declares -- EETimes, 2003

© 2005-2007 3D-IC Alliance. All rights reserved.  Revised: July 30, 2008

 

Contact:  info@3D-IC.org